

United States Patent and Trademark Office

-9

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/671,785	09/29/2003	Atsushi Date	03500.017602.	7534
5514	7590 10/05/2006		EXAMINER	
	ICK CELLA HARPER &	FIEGLE, RYAN PAUL		
	ELLER PLAZA , NY 10112		ART UNIT PAPER NUMBE	
	,		2183	-
		DATE MAILED: 10/05/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

· · · · · · · · · · · · · · · · · · ·		Application No.	Applicant(s)	
Office Action Summary		10/671,785	DATE, ATSUSHI	
		Examiner	Art Unit	
	:	Ryan P. Fiegle	2183	
The MAILING DATE of Period for Reply	this communication app	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTOR' WHICHEVER IS LONGER, F - Extensions of time may be available un after SIX (6) MONTHS from the mailing - If NO period for reply is specified above - Failure to reply within the set or extend	ROM THE MAILING DA der the provisions of 37 CFR 1.13 date of this communication. the maximum statutory period we ad period for reply will, by statute, an three months after the mailing	IS SET TO EXPIRE 3 MONTH(ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tim 17 iill apply and will expire SIX (6) MONTHS from 18 cause the application to become ABANDONE 18 date of this communication, even if timely filed	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).	
Status				
	2b)⊠ This in condition for allowar	eptember 2006. action is non-final. ace except for formal matters, pro ax parte Quayle, 1935 C.D. 11, 45		
Disposition of Claims				
4) ⊠ Claim(s) <u>1-4 and 7-9</u> is/ 4a) Of the above claim(s 5) ☐ Claim(s) is/are a 6) ⊠ Claim(s) <u>1-4 and 7-9</u> is/ 7) ☐ Claim(s) is/are o 8) ☐ Claim(s) are sub	s) is/are withdraw llowed. are rejected. bjected to.	vn from consideration.		
Application Papers				
Applicant may not request Replacement drawing she	is/are: a) acce that any objection to the et(s) including the correcti	r. epted or b) objected to by the led drawing(s) be held in abeyance. See on is required if the drawing(s) is obj aminer. Note the attached Office	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119				
a) All b) Some * c) 1. Certified copies of Some * c) 2. Certified copies of Some * c) 2. All Copies of the certified copies of	None of: If the priority documents If the prio	s have been received in Applicati ity documents have been receive	on No ed in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-8 2) Notice of Draftsperson's Patent Draftsperson Draftspers		4)	(PTO-413) ate	
Information Disclosure Statement(s Paper No(s)/Mail Date		5) Notice of Informal P 6) Other:		

Art Unit: 2183

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 9/25/06 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A.person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-3 and 7-9 are rejected under 35 U.S.C. 102(e) as being anticipated by Booker et al. (US Patent 6,347,294).
- 4. As per claim 1:

A processor system on a single semiconductor substrate, wherein the processor system is provided with a built-in processor (column 3, lines 33-38), a memory controller (column 4, lines 9-15; Figure 2, item 126), an external bus interface that can connect an

Art Unit: 2183

external processor from outside of a single semiconductor substrate (column 3, lines 39-52), a processor bus which is connected with the built-in processor and the external bus interface (column 4, lines 32-36; Figure 2/3, item 152), and a connection unit that mutually connects, the memory controller and the processor bus (column 4, lines 24-39; column 4, lines 64-67; column 5, lines 1-8)

wherein the built-in processor and the external bus interface are responsive to respective enable signals (column 5, lines 57-67; column 6, lines 1-5; Figure 6),

and wherein one of the respective enable signals is asserted while the other one of the respective enable signals is deasserted, so that one of the built-in processor and the external bus interface corresponding to the asserted enable signal can be used exclusively (column 5, lines 57-67; column 6, lines 1-5; Figure 6).

5. As per claim 2:

The processor system according to claim 1, wherein the connection unit includes a crossbar switch (column 4, lines 64-67; column 5, lines 1-8).

6. As per claim 3:

The processor system according to claim 1, wherein the connection unit includes a common bus (column 4, lines 24-39).

7. As per claim 7:

The processor system according to claim 1, wherein the built-in processor and the external bus interface are connected through a bus common to the connection unit (column 4, lines 64-67; column 5, lines 1-8; Figure 3).

8. As per claim 8:

Application/Control Number: 10/671,785 Page 4

Art Unit: 2183

The processor system according to claim 1, wherein the built-in processor and the external processor use in common programs stored in memory controlled by the memory controller (column 4, lines 9-15; column 4, lines 49-50; column 2, lines 24-28) (Since the EMCPU and EXCPU use the same common memory that is controlled by the DMA controller and the EMPCU acts as the EXCPU's I/O controller when the EXCPU is present, that means that the EXCPU has to perform the actions that the EMCPU normally performs when the EXPCU is not present. Therefore they perform common programs.).

9. As per claim 9:

The processor system according to claim 1, further comprising:

an image data transfer bus connected with the connection unit (column 4, lines 2-5); and

an image output device interface or an image input device interface connected with the image data transfer bus on the semiconductor substrate (column 3, lines 66-67; column 4, lines 1-2).

Claim Rejections - 35 USC § 103

10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/671,785 Page 5

Art Unit: 2183

11. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Booker et al. as applied to claim 1 in view of Ozcelik et al. (US Patent 6,041,400).

12. As per claim 4:

Booker et al. do not teach a second built-in processor connected to the connection unit on the semiconductor substrate. Ozcelik et al. do (Ozcelik et al.: Figure 3, item 62).

Both Ozcelik et al. and Booker et al. teach embedded systems for controlling a television (Booker et al.: column 3, lines 27-29) (Ozcelik et al.: column 5, lines 60-63).

Ozcelik et al. comment that using multiple cores significantly reduces the complexity of the OS (Ozcelik et al.: column 3, lines 33-37).

Therefore, it would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention that applying Ozcelik's multiple cores to Booker et al. would reduce the complexity of the OS.

Response to Arguments

13. The applicant has made the following argument:

"However, nothing in Booker is seen to disclose or suggest that a built-in processor and an external bus interface are responsive to respective enable signals, muchless that one of the respective enable signals is asserted while the other one of the respective enable signals is deasserted, so that one of the built-in processor and the external bus interface corresponding to the asserted enable signal can be used exclusively."

The examiner asserts that Booker's system is functionally equivalent to that of the application. When the EXCPU of Booker gains control of DCRX 160, it is the same as the DCRX being in control. Likewise, in the instant application, when the external bus interface 104 gains control, it is really the CPU chip 103 that is in control. The

applicant does not disclose the origin of Enable0 202, but it is assumed that it is produced by CPU chip 103. Similarly, EX_BUSREQ is asserted by EXCPU, which will hand over control from EMCPU 26 to DCRX 160.

Further, it is assumed that handshaking as described in Booker (Figure 6; column 6, line 26 to column 7, line 8) is inherent in the instant application since it is logically impossible to simply assert/deassert two signals without handshaking. The limitation described by the applicant, "wherein one of the respective enable signals is asserted while the other one of the respective enable signals is deasserted, so that one of the built-in processor and the external bus interface corresponding to the asserted enable signal can be used exclusively" is logically equivalent to Booker's handshaking system. Both BUSREQ signals will not be recognized at the same time. In the rare case where they will both be logic 1, they will not both be "asserted" simultaneously based on the handshaking mechanisms of HoldREQ and HoldACK.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan P. Fiegle whose telephone number is 571-272-5534. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/671,785

Art Unit: 2183

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ryan P Fiegle Examiner
Art Unit 2183

EDDIE CHAN
ORY PATENT EXAMINER
ORY PATENT EXAMINER

UPERVISORY PATER 2100